

John (Jui-Chiang) Wei

(+886) 906539110 | johnwei@access.ee.ntu.edu.tw | LinkedIn | Google Scholar

Education

National Taiwan University (NTU), Taiwan <i>M.S. in Graduate Institute of Electronics Engineering, Integrated Circuits and Systems Group</i> Advisor: Prof. An-Yeu (Andy) Wu	Sep 2025 – Present
National Taiwan University (NTU), Taiwan <i>B.S. in Electrical Engineering</i>	Sep 2022 – Jun 2025 GPA: 3.85/4.0

Professional Experience

Access IC Design Lab, NTU <i>Graduate Researcher, advised by Prof. An-Yeu (Andy) Wu</i> - Research on efficient AI model compression and accelerator-aware optimization for emerging neural architectures. - Research expertise in post-Transformer models such as Mamba-based and linear attention architectures.	Sep 2025 – Present
Academia Sinica <i>Research Intern / AI Engineer Intern</i> Worked on TinyML, sustainable AI, and efficient model deployment.	Jul 2024 – Aug 2024

Publications

HyQuant: A Unified Quantization Framework for Hybrid Mamba–Transformer Vision Models J.-C. Wei, B.-Y. Shi, An-Yeu Wu First author. Proposed a systematic framework for post-training quantization of hybrid vision architectures such as MambaVision and VSSD.	ICIP 2026
Multi-Distillation from Speech and Music Representation Models J.-C. Wei, Y.-C. Lin, F. Ritter-Gutierrez, and H.-y. Lee First author. Proposed a multi-teacher distillation framework for unifying speech and music representation models.	ASRU 2025
Distilling a Speech and Music Encoder with Task Arithmetic F. Ritter-Gutierrez, Y.-C. Lin, J.-C. Wei, J. H. M. Wong, E. S. Chng, N. F. Chen, and H.-y. Lee Co-authored a task-arithmetic-based distillation approach for combining speech and music encoders.	Interspeech 2025
Dynamic-SUPERB Phase-2: A Collaboratively Expanding Benchmark for Measuring the Capabilities of Spoken Language Models with 180 Tasks Contributed to a large-scale benchmark for evaluating spoken language models across diverse tasks.	ICLR 2024

Projects

Multi-Core GEMM Accelerator Designed a multi-core GEMM accelerator supporting distributed memory, AXI-based data movement, and controller-managed task scheduling across processing elements.	2025
ViT Patch Embedding Accelerator Implemented a Vision Transformer patch embedding accelerator with INT8 quantization support, AXI memory access, and clock-domain-crossing synchronization.	2025
BCH Decoder Implemented a BCH decoder supporting hard-decision and soft-decision decoding for multiple code lengths, including Berlekamp-based error-location computation and Chase decoding.	2024

Honors and Awards

- Dean's List / Academic Excellence Award, National Yang Ming Chiao Tung University * 2.
- Calculus Award, National Yang Ming Chiao Tung University, ranked 2nd university-wide, 2021.
- TOEIC Gold Certificate, 910/990.

Languages and Skills

Technical Skills	Python, PyTorch, C/C++, MATLAB, Verilog/SystemVerilog, JavaScript
EDA Tools	Cadence NC-Verilog, Synopsys Design Compiler, Cadence Innovus, Calibre DRC/LVS
Research Areas	Model Compression, Post-Training Quantization, IC Design, AI Accelerators, Vision Models
Languages	Mandarin, English